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SUMMARY nMOS-type and pMOS-type silicon avalanche photodi-
odes (APDs) were fabricated by standard 0.18 m CMOS process, and the
current-voltage characteristic and the frequency response of the APDs with
and without guard ring structure were measured. The role of the guard ring
is cancellation of photo-generated carriers in a deep layer and a substrate.
The bandwidth of the APD is enhanced with the guard ring structure at
a sacrifice of the responsivity. Based on comparison of nMOS-type and
pMOS-type APDs, the nMOS-type APD is more suitable for high-speed
operation. The bandwidth is enhanced with decreasing the spacing of inter-
digital electrodes due to decreased carrier transit time and with decreasing
the detection area and the PAD size for RF probing due to decreased device
capacitance. The maximum bandwidth was achieved with the avalanche
gain of about 10. Finally, we fabricated a nMOS-type APD with the elec-
trode spacing of 0.84 m, the detection area of 10  10 m2, the PAD size
for RF probing of 3030 m2, and with the guard ring structure. The max-
imum bandwidth of 8.4GHz was achieved along with the gain-bandwidth
product of 280GHz.
key words: Photodiode, Avalanche photodiode, CMOS process, Silicon
1. Introduction
Short-distance optical data transmission systems have been
widely studied to realize board-to-board and chip-to-chip
high-speed data transmission [1-3]. In these applications,
short wavelength vertical-cavity surface-emitting lasers
(VCSELs) and silicon (Si) photodiodes (PDs) are used for
low-cost system configuration. Si PDs fabricated by CMOS
process are promising optical devices for easy integration
with electronic circuits without any process modification [4-
6], and avalanche photodiodes fabricated by CMOS process
(CMOS-APDs) have been developed for optical intercon-
nection applications [7-10]. The bandwidth of the CMOS-
APD, however, is limited by slow photo-generated carriers
from the substrate because all the electrodes are arranged on
the surface of the substrate. One solution is to add guard
ring (GR) structure in the CMOS-APD [1,11]. We have
studied CMOS-APDs with interdigital electrode structure
for high-speed data transmission systems [12-13] and for
Blu-ray optical disc system [14]. The CMOS-APDs with
bandwidth over 1GHz and the avalanche gain of more than
100 have been realized. We also reported 7GHz-bandwidth
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Fig. 1 Photograph of fabricate CMOS-APD.
CMOS-APD with the detection area of 20  20 m2, the
electrode spacing of 1 m, and the PAD size for RF prob-
ing of 30  30 m2 [15]. The dependence of the bandwidth
on the detection area has been reported by Lee et al.[16]
where enhancement of the bandwidth of the CMOS-APD
up to 7.6GHz was reported by reducing the device area to
10  10 m2.
In this paper, we will emphasize two main objectives;
(1) investigation of the influence of the electrode spacing
and the PAD size for RF probing as well as the detection
area on the bandwidth of CMOS-APDs, and (2) discovering
frequency response behavior of the CMOS-APDs at the low
frequency region. By narrowing the electrode spacing to
0.84 m, decreasing the detection area and the PAD size for
RF probing to 1010 m2 and 3030 m2, respectively, the
maximum bandwidth is enhanced to 8.4GHz and the gain-
bandwidth product of 280GHz is achieved.
2. Structure
Figure 1 shows the photograph of the fabricated CMOS-
APD. It has two parts that are the detection area and three
PAD for RF probing and DC biasing. The detection area
SDT and the PAD size S PAD are SDT = 20  20 m2 and
S PAD = 40  40 m2, respectively.
Figure 2 shows the cross-sectional structure of (a)
nMOS-type and (b) pMOS-type CMOS-APDs fabricated by
standard 0.18 m CMOS process without process modifica-
tions. The shallow trench isolation (STI) oxides are used
as isolation regions between n+-layer and p+-layer. The n+-
layer and p+-layer are arranged alternately and then the elec-
trodes are interdigital structure with the electrode spacing,
LS . The light is illuminated from the top of the device.
Copyright c 2016 The Institute of Electronics, Information and Communication Engineers
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Fig. 2 Cross-sectional structure of fabricated CMOS-APDs.
From the figure, the dierence between CMOS-APD
with and without the GR structure is found to be the con-
nection of electrodes of the P-substrate and the DNW to the
ground in Fig. 2(a), and the connection of electrodes of the
P-substrate to the ground in Fig. 2(b). If all electrodes are
electrically shorted, it represents the existence of the GR.
If not, the structure is without the GR structure, and the P-
substrate and the DNW are open for the nMOS-type and the
P-substrate is open for the pMOS-type.
The structure of Fig. 2(a) is same with the nMOS
structure in a P-substrate and then is referred to as the
nMOS-type CMOS-APD. This structure was referred as the
electron-injection-type CMOS-APD in our previous paper
[13]. Due to the shorted GR, the photo-generated elec-
trons in the P-substrate and DNW move toward n+-layers
on the DNW because of the built-in potential barrier be-
tween the Pwell and the DNW, while photo-generated holes
in the P-substrate move toward the p+-layers on the P-
substrate because of the built-in potential barrier between
the P-substrate and the DNW, and photo-generated holes in
the DNW move toward the p+-layer on the Pwell. They are
recombined and do not contribute to the photocurrent. In the
Pwell and the n+-layer on the Pwell, the photo-generated
electrons and holes are drifted towards the n+-layers and
the p+-layers, respectively. Since the high electric field is
applied between the n+-layers and the Pwell, the photo-
generated electrons in the Pwell and the photo-generated
holes in the n+-layer are multiplied due to avalanche mech-
anism while traveling toward the n+-layer and the p+-layer,
respectively. As a result, the responsivity is enhanced. For
the nMOS-type CMOS-APD without the GR, the potential
barrier heights between the P-substrate and the DNW and
between the DNW and the Pwell are undefined and may
be low, and then the photo-generated electrons and holes
in the P-substrate move toward the n+-layers and the p+-
layers on the Pwell, respectively. Since the p+-layers on the
P-substrate and the n+-layers on the DNW are not electri-
cally connected, the photo-generated electrons and holes in
the DNW and the P-substrate degrade high-speed operation
because the carriers are slow diusion carriers due to weak
electric field.
The structure of Fig. 2(b) is same with the pMOS
structure in a P-substrate and is referred to as the pMOS-
type CMOS-APD. This structure was referred as the hole-
injection-type CMOS-APD in our previous paper [13]. The
photo-generated electrons in the P-substrate move to the n+-
layers on the Nwell, and the photo-generated holes move
to the p+-layers on the P-substrate due to the built-in po-
tential barrier between the P-substrate and the Nwell, and
they are recombined and do not contribute to the photocur-
rent. On the other hand, the photo-generated electrons in
the Nwell and the p+-layer on the Nwell drifted towards
the n+-layers, and the photo-generated holes in the Nwell
drifted towards the p+-layers on the Nwell, respectively. In
this region, a high electric field is applied between p+-layers
and Nwell, and therefore, the photo-generated electrons in
the p+-layer and the photo-generated holes in the Nwell are
multiplied due to avalanche mechanism while traveling to-
ward the n+-layer and the p+-layer, respectively. As a result,
the responsivity is enhanced. For the pMOS-type CMOS-
APD without the GR, the potential barrier height between
the P-substrate and the Nwell are undefined and may be low,
and then the photo-generated electrons and holes in the P-
substrate move toward the n+-layers and the p+-layers on the
Nwell, respectively. Since the p+-layers on the P-substrate
are not electrically connected together with the n+-layers on
the Nwell to the ground, the photo-generated electrons and
holes in the P-substrate degrade high-speed operation be-
cause the carriers are slow diusion carriers due to weak
electric field.
3. I–V Characteristics and Responsivity
In the measurement, a laser light from a 10Gbps verti-
cal cavity surface emitting laser (VCSEL) at 850 nm wave-
length was intensity modulated and was illuminated from
the top of the device. The electrode spacing LS , the detec-
tion area SDT and the PAD size S PAD are 1.0 m, 2020 m2
and 40  40 m2, respectively.
Figure 3 shows the measured I–V characteristics for
(a) nMOS-type and (b) pMOS-type CMOS-APDs with and
without the GR. The dark current at a low bias is about
10 pA with the GR structure, and the dark current without
the GR structure is higher than that with the GR structure.
It is because the carriers in the deep layer and the substrate
are canceled due to the GR structure and are not canceled
in the CMOS-APD without the GR structure. The break-
down voltage measured when the dark current exceeds 1 A
is about 9.05V and 8V for the nMOS-type and the pMOS-
type, respectively. The breakdown voltage dierence for
those types may be caused by dierent doping concentra-
tion in the Pwell and the Nwell, which are not disclosed
from the manufacturer. Under light illumination at 20 W,
the photocurrent is almost constant for low bias voltage for
both types, and it is gradually increased and finally is signifi-
cantly increased before breakdown voltage due to avalanche
NAPIAH et al.: CHARACTERIZING CMOS-APDS FOR HIGH-SPEED OPERATION
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Fig. 3 I–V characteristics of CMOS-APDs with and without GR. The


















SDT = 20 x 20 µm2
LS = 1.00 µm






Fig. 4 Responsivity against bias voltage of CMOS-APDs.
amplification.
Figure 4 shows the responsivity of the nMOS-type and
the pMOS-type CMOS-APDs with and without the GR as a
function of the bias voltage. The responsivity rises initially
with the bias voltage because of the increase of the depletion
width. It is then dramatically increased at a certain voltage
due to avalanche amplification, and the responsivity more
than 1A/W is achieved near the breakdown voltage for all
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Fig. 5 Responsivity of nMOS-type CMOS-APDs with the GR for dier-
ent electrode spacing LS .
GR is lower than that of without the GR because the quan-
tum eciency is decreased due to cancellation of photo-
generated carries in the deep layer and the P-substrate.
Figure 5 shows the responsivity of the nMOS-type
CMOS-APDs with the GR for dierent electrode spacing
LS . The detection are SDT and the PAD size S PAD are
20  20 m2 and 40  40 m2, respectively, for all the de-
vice. The responsivity is increased with increasing the elec-
trode spacing because the number of electrode is decreased
with increasing the electrode spacing and then the eective
illuminating area is increased.
4. Frequency Response
The frequency response was measured by using two types
of network analyzers; Hewlett Packard 4396A for low fre-
quency range of 100 kHz to 1GHz, and Agilent Technology
E8363B for a high frequency range of 10MHz to 40GHz.
The frequency responses of the VCSEL and RF cables are
compensated by using a commercial GaAs PIN photodiode
with the nominal bandwidth of 30GHz (Albis Optoelectron-
ics AG, PQW30A-S).
Figure 6 shows the frequency response for (a) nMOS-
type and (b) pMOS-type CMOS-APD for 8.5V and 7.5V
bias voltage, respectively, at 850 nm wavelength. The fre-
quency response for the CMOS-APD with the GR is flat un-
til several GHz. On the other hand, the frequency response
of the CMOS-APD without the GR shows high signal mag-
nitude for low frequency region and then dropped to the
same signal magnitude with the GR structure around 100
MHz. The large signal magnitude of about 15 dB as com-
pared to the CMOS-APD with the GR at low frequency is
due to slow diusion carriers from the deep layer and the P-
substrate. The bandwidth of the CMOS-APD with the GR is
three orders of magnitude wider as compared to the CMOS-
APD without the GR due to cancellation of photo-generated
carriers in the deep layer and the P-substrate which are slow
diusion carriers.
The comparison of the frequency response between
nMOS-type and pMOS-type CMOS-APDs with the GR is
4
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Fig. 6 Frequency response of CMOS-APDs with and without GR.
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Fig. 7 Comparison of frequency response of nMOS-type and pMOS-
type CMOS-APD with GR.
shown in Fig. 7. From the normalized frequency response,
the maximum bandwidth for nMOS-type CMOS-APD is
6.77GHz and is higher than the pMOS-type CMOS-APD of
4.29GHz. It is due to the quicker avalanche buildup time of
electrons compared to the holes, or in other words, the elec-
trons move faster in Pwell rather than holes in Nwell. There-
fore we conclude that the nMOS-type CMOS-APD with the
GR is suitable for high-speed application.
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(a) Relation between avalanche gain and bandwidth.
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(b) Relation between responsivity and bandwidth.
Fig. 8 Relation between avalanche gain and bandwidth and relation be-
tween responsivity and bandwidth of the nMOS-type CMOS-APDs with
GR for dierent electrode spacing LS .
bandwidth of nMOS-type CMOS-APDs with the GR for
various electrode spacing LS , the detection area SDT, and the
PAD size S PAD. The idea is that the bandwidth can be im-
proved by reducing the carrier transit time due to decreasing
the electrode spacing LS . Bandwidth enhancement can be
also achieved by shrinking the detection area and the PAD
size for RF probing due to decreased depletion capacitance
and the PAD capacitance, respectively.
Figure 8(a) shows the relation between the avalanche
gain and the bandwidth of the CMOS-APDs for dierent
electrode spacing LS . The detection area SDT and the PAD
size S PAD are SDT = 20  20 m2 and S PAD = 40  40 m2,
respectively. The bandwidth is enhanced with decreasing
the electrode spacing and is maximized when the avalanche
gain is about 10 irrespective of the electrode spacing LS .
The maximum bandwidth of 7GHz is obtained when the
avalanche gain is about 10 for the electrode spacing LS =
0:84 m. The gain-bandwidth product is the same irrespec-
tive of the electrode spacing LS and is 280GHz. Figure 8(b)
shows the relation between the responsivity and the band-
width of the CMOS-APDs for dierent electrode spacing
LS . Since the responsivity depends on the electrode spacing
LS as shown in Fig. 5, the responsivity-bandwidth product
also depends on the electrode spacing LS , and the value is
tabulated in Table 1. Commercial fast Si PIN-PD typically
NAPIAH et al.: CHARACTERIZING CMOS-APDS FOR HIGH-SPEED OPERATION
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Table 1 Gain-bandwidth product and responsivity-bandwidth product of
nMOS-type CMOS-APDs with the GR.
Electrode spacing Gain-bandwidth Responsivity-bandwidth
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(a) Relation between electrode spacing and maximum bandwidth.












SDT = 20 x 20 µm2
SPAD = 40 x 40 µm2
8.5 V bias






(b) Relation between electrode spacing and capacitance.
Fig. 9 Electrode spacing dependence of maximum bandwidth and device
capacitance of the CMOS-APD.
has the responsivity of 0:4  0:5A/W and the bandwidth of
1  2GHz, and the CMOS-APD has wider bandwidth and
higher responsivity as compared to commercial Si PIN-PDs
at a same bias voltage (below 10V).
Figure 9(a) shows the relation between the inverse of
the maximum bandwidth and the electrode spacing obtained
from Fig. 8(a). The inverse of the maximum bandwidth is
proportional to the electrode spacing LS , and the maximum
bandwidth is estimated to be about 8.4GHz, which is de-
rived from the electrode spacing LS = 0 m. Figure 9(b)
shows the device capacitance of the CMOS-APDs at 8.5V
bias voltage against the electrode spacing LS measured by a
LCRmeter (Agilent 4284A Precision LCRmeter) at 1MHz.
The device capacitance includes depletion capacitance of p-
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Fig. 10 Relation between avalanche gain and bandwidth of the CMOS-
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Fig. 11 Relation between avalanche gain and bandwidth of the CMOS-
APDs for dierent PAD size S PAD.
The device capacitance is slightly decreased with decreasing
the electrode spacing LS . This is due to decreased total area
of the p-n junction between n+- and Pwell layers because
the number of electrodes is increased due to decreased elec-
trode spacing with constant detection area SDT. However
the dependence of the device capacitance on the electrode
spacing is very weak, and then the bandwidth enhancement
with decreasing the electrode spacing shown in Fig. 9(a)
is due to decreased carrier transit time owing to electrode
spacing narrowing.
Figure 10 shows the relation between the avalanche
gain and the bandwidth for dierent detection area SDT.
The electrode spacing LS and the PAD size S PAD are LS =
1:00 m and S PAD = 40  40 m2, respectively. The de-
tection area of 10  10 m2 shows the largest bandwidth
of about 8.0GHz compared to other sizes. It means that,
the smaller detection area enhances the bandwidth, however,
too-small detection area causes diculty of light illumina-
tion from top of the CMOS-APD. Figure 11 shows the rela-
tion between the avalanche gain and the bandwidth for dif-
ferent PAD size S PAD. The electrode spacing LS and the de-
tection area SDT are LS = 1:00 m and SDT = 20  20 m2,
respectively. The bandwidth is increased with decreasing
the PAD size.
From Figs. 8(a), 10, and 11, the bandwidth is found to
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Fig. 12 Dependence of maximum bandwidth and device capacitance on
detection area and PAD size.
be inversely proportional to the avalanche gain larger than
100, and the gain-bandwidth (GB) product is 280GHz irre-
spective of the electrode spacing, the detection area, and the
PAD size.
Figure 12(a) shows the relation between the inverse of
the maximum bandwidth and the detection area SDT and
the PAD size S PAD obtained from Figs. 10 and 11. The
open squares are the inverse of the maximum bandwidth
against the detection area SDT with the PAD size S PAD =
40  40 m2, and the closed circles are the inverse of the
maximum bandwidth against the PAD size S PAD with the
detection area SDT = 20  20 m2. The inverse of the max-
imum bandwidth is proportional to both the detection area
and the PAD size. Figure 12(b) shows the device capaci-
tance of the CMOS-APDs at 8.5V bias voltage against the
detection area SDT and the PAD size S PAD measured by a
LCRmeter (Agilent 4284A Precision LCRmeter) at 1MHz.
The device capacitance is linearly decreased with decreasing
the detection area SDT and the PAD size S PAD. The PAD ca-
pacitance for S PAD = 40  40 m2 is estimated to be 100 fF
from SDT = 0 m2, and the depletion capacitance of the de-
tection area of 20  20 m2 is estimated to be 244 fF from
S PAD = 0 m2. The dependence of the device capacitance
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Fig. 13 Relation between the device capacitance and the inverse of the
maximum bandwidth of the CMOS-APDs.
on the detection area SDT and the PAD size S PAD is almost
the same with Fig. 12(a). As a result, the bandwidth en-
hancement with decreasing the detection area and the PAD
size shown in Fig. 12(a) is due to decreased device capac-
itance owing to decreased detection area SDT and the PAD
size S PAD.
Figure 13 shows the relation between the device capac-
itance and the inverse of the maximum bandwidth derived
from Figs. 12(a) and (b). The open squares are the inverse
of the maximum bandwidth for dierent detection area SDT
with the PAD size S PAD = 40  40 m2, and the closed cir-
cles are the inverse of the maximum bandwidth for dierent
PAD size S PAD with the detection area SDT = 20  20 m2.
The inverse of the maximum bandwidth is linearly changed
with the device capacitance, and then the bandwidth en-
hancement with decreasing the detection area and the PAD
size is due to the decrease of the device capacitance. It is
also found that the ultimate bandwidth is estimated to be
about 10.7GHz from the y-intercept. This bandwidth is de-
termined by carrier transit time, and then the bandwidth can
be enhanced to decrease the electrode spacing at the sacri-
fice of the responsivity because decreased electrode spacing
increases the number of electrode and then the eective il-
luminating area is decreased.
Finally, we fabricated a nMOS-type CMOS-APD with
the electrode spacing of 0:84 m, the detection area of
1010 m2 and the PAD size for RF probing of 3030 m2
along with the guard ring structure for the purpose of high-
speed operation. The detection area is determined to eec-
tively illuminate a laser light guided by using a SI-9 optical
fiber, and the PAD size is determined to match the tip size of
the RF probe. The relation between the avalanche gain and
the bandwidth is shown in Fig. 14. The maximum band-
width of 8.4GHz, the gain-bandwidth product of 280GHz,
and the responsivity-bandwidth product of 0.7GHz  A/W
are achieved. The maximum bandwidth is achieved at the
avalanche gain of about 10 and the responsivity of about
0.02A/W.
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Fig. 14 Relation between avalanche gain and the bandwidth of the
CMOS-APDs.
5. Conclusions
nMOS-type and pMOS-type CMOS-APDs with and with-
out guard ring (GR) are fabricated by standard 0.18 m
CMOS process without process modification. The respon-
sivity of the CMOS-APD with the GR is lower than the
CMOS-APD without the GR because the quantum e-
ciency is decreased due to cancellation of carriers photo-
generated in the deep layer and the P-substrate. How-
ever, the maximum bandwidth for the CMOS-APD with the
GR is wider as compared to the CMOS-APD without the
GR due to cancellation of photo-generated carriers in the
deep layer and the substrate because the carriers are slow
diusion carriers. The nMOS-type CMOS-APD is faster
than the pMOS-type CMOS-APD and is suitable for high-
speed application. By optimizing the electrode spacing to
0.84 m, decreasing the detection area and the PAD size for
RF probing to 10  10 m2 and 30  30 m2, respectively,
the maximum bandwidth of a CMOS-APD is enhanced to
8.4GHz with the gain-bandwidth product of 280GHz and
the responsivity-bandwidth product of 0.7GHz  A/W.
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